I. INTRODUCTION
The Boltzmann Transport Equation (BTE) is a fundamental law governing the evolution of large sets of particles. BTE numerical solvers are involved in various physical contexts such as nuclear core simulation. A large class of BTE solvers are based on a so-called sweep algorithm that represents the vast majority of the computing operations. In a previous work, we have presented its parallelization for shared-memory architectures through INTEL TBB library inside the DOMINO solver [1] . In this work, we show how we used the PARSEC framework to dynamically schedule the task graph of the sweep operation on distributed memory architectures. Taking advantage of SIMD units of interconnected shared-memory nodes, we are able to fully exploit the computational power of modern supercomputers.
II. THE CARTESIAN TRANSPORT SWEEP
The considered algorithm consists in multiple sweeps across the cells of a rectangular grid that correspond to a set of angular directions. In 2D, these directions are grouped into quadrants. Fig. 1 represents such a sweep that corresponds to a quadrant gathering right-top angular directions. In this case, each cell has two input dependencies located on its left and bottom faces (IN L and IN B ) . The left and bottom faces of the grid being given, the corner cell (0,0) happens to be the first cell that can be processed. This cell process produces two outputs located on the right and top faces (OU T R and OU T T ) that satisfy the dependencies of the neighboring cells (0,1) and (1, 0) . Consequently, all cells belonging to the same diagonal of the grid may be processed in parallel, and step by step all grid cells are evaluated for the considered quadrant. This operation is identically repeated for all the 4 quadrants. In the following, we consider that one can perform the four sweeps simultaneously.
III. SWEEP IMPLEMENTATION ON TOP OF PARSEC
The PARSEC [2] runtime system is a generic data-flow engine supporting a task-based implementation and targeting distributed hybrid systems. The main concept behind this framework is the scheduling of an abridged representation of the Direct Acyclic Graph (DAG) describing the algorithm among available computing resources. That means that the user only needs to: 1) transcript his problem in a DAG, using the symbolic representation, and 2) provide the data distribution. PARSEC is then in charge of distributing the tasks onto the underlying architecture with the classic owner compute rule.
PARSEC requires to describe the DAG using the Job Data Flow (JDF) symbolic representation internal to the framework. It consists in defining several parameters: the execution space of the task graph; the incoming data of each task, and the outgoing data released by these tasks. Within the PARSEC framework, there is a separation between the algorithm, the data distribution, and the computation placement. This can be very useful as it allows easy integration of several data/task distributions with minimal effort. A distribution is specified by implementing a given API. This API is then used by the runtime to compute the data/task placement and then manage data movements between the computing resources if needed. For example, network communications, through MPI calls, are issued when a task mapped on a given node needs data located on another node. In our current implementation, the data distribution of the 3D cube used is a block distribution of the cells over the (P, Q, R) grid defined by the N = P QR nodes.
IV. PERFORMANCE MEASUREMENTS
Performance measurements were carried out on shared and distributed memory settings using two test cases small and big (see Table I ). 
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A. Shared Memory Results
We conducted a comparative study of the performances obtained with the two implementations of the sweep: the one with INTEL TBB versus the one with PARSEC. This study was conducted on the shared memory supercomputer BIGMEM , using the test case big, and results are shown on Fig. 2 . The performance of the sweep implementation on top of PARSEC reached 291 Gflop/s (see Fig. 2 ), corresponding to 51% of the theoretical peak performance of this supercomputer. PARSEC implementation scales better and is 8% faster than our previous INTEL TBB code. The parallel pattern being constant, we interpret this improved speed-up as a sign for a reduced scheduling overhead for the PARSEC framework. 
B. Distributed Memory Results
Associating one MPI process per node and as many threads as available cores to execute local tasks, PARSEC allows us to use Hybrid parallelism for our solver. In this case, only internodes data transfers are achieved through MPI calls, while shared-memory is used within the nodes. This approach differs from the classic one-level, or Flat, approach, where all data movements are achieved through MPI calls. The following sections details differences between these two approaches for the sweep operation.
The PARSEC framework allows us to establish priorities on the task scheduling made by the runtime. As shown in Fig. 3 , we define priorities in order to first execute tasks belonging to the same z plane. This priority allows us to reduce the idle time for central nodes.
1) Hybrid:
The implementation of the sweep on top of PARSEC scales up to 768 cores of the IVANOE supercomputer and produces a sustained performance of 6.2 Tflop/s (see Fig. 4 ), corresponding to 34.4% of the theoretical peak performance of this supercomputer. We see that without priorities the performance is reduced by more than 26%.
2) Hybrid versus Flat approaches:
Performances measurements discussed in this section are obtained using small test case on the IVANOE supercomputer. Indeed, considering the big test case requires more cores in order to bring out differences between Hybrid and Flat approaches. Distribution of nodes used in this case are those described by Adams et al. [3] . As shown on the Fig. 5 , up to 96 cores, both approaches exhibit similar performances. Above 100 cores, the Hybrid approach outperforms the Flat one. Indeed, distribution of nodes used at 384 cores being (4, 4, 4) for Hybrid, and (16, 12, 2) for Flat, it is clear that the latter involves much more MPI communications. 
V. CONCLUSION
We have presented an implementation of the sweep operation on top of the PARSEC runtime. This implementation combines efficiently three levels of parallelism: SIMD, MultiThreads, and Message Passing. Measured performance reaches 6.2 Tflop/s, and corresponds to 34.4% of the theoretical peak performance of the IVANOE supercomputer.
